Back

Taito F3 Cartridge Pinout

MC68EC020 (Main Cpu)
MC68EC000 (Audio Cpu)
ES5505 OTIS (Sound)
TC0630FDP (Graphics)
TC0640FIO
TC0660FCM

Port A: Main Cpu

1234567891011121314151617181920212223242526272829303132
GND address
(a0⋯a21) 		VCC
GND nc VCC
address
(a22⋯a23) 		as ds r/w dsack0 dsack1 ipl0 ilp1 ipl2 fc0 fc1 fc2 siz0 siz1 reset halt 15.23809MHz clock br bg berr rmc avec cdis (C3) FCM.127 data
(d0⋯d5)
6566676869707172737475767778798081828384858687888990919293949596

Port B: Main Cpu cont., Audio Samples

1234567891011121314151617181920212223242526272829303132
FIO.86 FIO.85 FIO.84 FIO.83 FIO.80 data
(d6⋯d27) 		GND
VCC nc GND
data
(d28⋯d31) 		address / data
(a4⋯a19 / d0⋯d15) 		address
(a0⋯a3) 		address (expanded bank select)
(a20⋯a23) 		e bs ras cas
6566676869707172737475767778798081828384858687888990919293949596

Port C: Graphics

1234567891011121314151617181920212223242526272829303132
13.343MHz clock data/addr tile/sprite FDP.118 tile address / sprite address / tile data / sprite data
(a0⋯a23 / d0⋯d23) 		tile data
(d24⋯d27)
GND nc VCC
GND tile data
(d28⋯d47) 		address
(a1⋯a4) 		VCC
6566676869707172737475767778798081828384858687888990919293949596

Port D: Audio Cpu

1234567891011121314151617181920212223242526272829303132
address
(a5⋯a23) 		as lds uds r/w dtack ipl0 ipl1 ipl2 fc0 fc1 fc2 reset halt
VCC nc GND
VCC 15.23809MHz clock bgack bg mode berr ?? avec data
(d0⋯d15) 		GND
6566676869707172737475767778798081828384858687888990919293949596

Notes

A82 and D69 are connected (both cpus use the same clock source)

A89 and C03 are connected, and connect to both fdp.180 and fdp.207. it appears to be a 3.33575MHz clock (2 pixels)

B1⋯B5 are fio inputs (could be used for extra buttons)

C01, C02, C03 are connected to 13.343MHz, 6.6715MHz, and 3.33575MHz clocks, respectively. C01 goes high during the first half of each cycle of C02, and likewise for C02 and C03.

C04 is connected to fdp.118, fcm.119, fcm.128, and pal7.3

C74 and C75 don't connect to anything, as far as i know